關於 cookie 的說明

本網站使用瀏覽器紀錄 (Cookies) 來提供您最好的使用體驗,我們使用的 Cookie 也包括了第三方 Cookie。相關資訊請訪問我們的隱私權與 Cookie 政策。如果您選擇繼續瀏覽或關閉這個提示,便表示您已接受我們的網站使用條款。

Launch of TRENG-PLP Coater

文章來源 : Media OutReach Limited 發表時間 : 瀏覽次數 : 681 加入收藏 :
The TRENG-PLP Coater

Panel Level Coater for Advanced Semiconductor Packaging

HONG KONG SAR - Media OutReach Newswire - 9 December 2024 - Toray Engineering Co.,Ltd has developed the "TRENG-PLP Coater", a high-accuracy coating device for panel level packaging (PLP is an advanced semiconductor packaging technology) for which there is growing demand particularly from AI servers and data centers. Sales of the Coater will commence in December 2024.

The TRENG-PLP Coater
The TRENG-PLP Coater

The Coater enables 2.5D packaging—a next-generation semiconductor production technology—to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.

Toray Engineering has already delivered pilot Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 3 billion yen by fiscal 2025, and 6 billion yen by fiscal 2030.

In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.

Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.

PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.

Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.

To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.

Hashtag: #toray #TRENG

The issuer is solely responsible for the content of this announcement.

About Toray Engineering

Toray Engineering is a global leader in innovative engineering technologies. Established in 1960, we have been designing and providing plant construction and FA equipment, as well as state-of-the-art manufacturing facilities and equipment such as FPD/semiconductor production equipment, films, and display materials. Under our business brand "TRENG", we contribute to society by creating new value and realizing solutions to bring about a sustainable society. More information is available at .

以上新聞投稿內容由 Media OutReach Limited 全權自負責任,若有涉及任何違反法令、違反本網站會員條款、有侵害第三人權益之虞,將一概由 Media OutReach Limited 承擔法律及損害賠償之責任,與台灣產經新聞網無關。

2025 年 3 月 26 日 (星期三) 農曆二月廿七日
首 頁 我的收藏 搜 尋 新聞發佈