關於 cookie 的說明

本網站使用瀏覽器紀錄 (Cookies) 來提供您最好的使用體驗,我們使用的 Cookie 也包括了第三方 Cookie。相關資訊請訪問我們的隱私權與 Cookie 政策。如果您選擇繼續瀏覽或關閉這個提示,便表示您已接受我們的網站使用條款。

CKplas at SEMICON Japan : Enabling Your Advanced Packaging Now!

文章來源 : PR Newswire 美通社 發表時間 : 瀏覽次數 : 523 加入收藏 :

TOKYO, Dec. 5, 2024 /PRNewswire/ -- As Moore's Law almost reaches to its limits, advanced packaging will drive to the next leap in transistor density. The growing demand for AI chips is propelling this evolution of fan-out packaging technologies from wafer-level (FO-WLP) to panel-level (FO-PLP) for more chip integration in devices.

CKplas Panel FOUP 500mm
CKplas Panel FOUP 500mm

CKplas has been developing PCB/ABF FOUPs for over 20 years, leveraging decades of experience to seamlessly transition into the Panel FOUP market. Our supported substrates have expanded from wafers to glass. Over half of the world's top 10 PLP manufacturers are CKplas customers. In addition to Taiwan, our products are now in mass production and supplied to Japan, Korea, the United States, and Europe.

Seizing this market opportunity, CKplas will showcase its latest innovations in SEMICON Japan, held from December 11 to 13 at Tokyo Big Sight, East Hall 1, Booth #1828. We invite customers and industry partners to visit our booth for in depth discussions and to exchange valuable insights on the future of semiconductor technologies.

Media Contact

Lily Lin

TEL:+886-3-3185300

Mail:mkt@ckplas.com 

以上新聞投稿內容由 PR Newswire 美通社 全權自負責任,若有涉及任何違反法令、違反本網站會員條款、有侵害第三人權益之虞,將一概由 PR Newswire 美通社 承擔法律及損害賠償之責任,與台灣產經新聞網無關。

Tags :
2025 年 1 月 20 日 (星期一) 農曆十二月廿一日
首 頁 我的收藏 搜 尋 新聞發佈